Skip to content

Pipelined memory accesses #2

Description

@joewing

The simulator should support pipelined memory accesses (multiple outstanding requests).
Introducing memory banks and arbiters would be a way of doing this.

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions