Skip to content

fix: fmv.* definitions #361

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
dcamarmas merged 4 commits into from
Sep 25, 2026
Merged

fix: fmv.* definitions #361

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
27ccd9c
fix: fmv.w.x definition
Sep 25, 2026
4350f0f
fix: fmv.x.w definition
Sep 25, 2026
8544cca
Test results updated
Sep 25, 2026
49edd86
Merge pull request #53 from dcamarmas/master
Sep 25, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
17 changes: 4 additions & 13 deletions architecture/RISCV/RV32IMFD.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2573,17 +2573,14 @@ instructions:
value: "00000"
- field: funct3
value: "000"
preoperation: |
let result, rs1Number, rs2Number, type_rs1, type_rs2;
[rs1Number, type_rs1] = CAPI.ARCH.toJSNumberD(registers[rs1]);
postoperation: |
if (CAPI.FP.isNaN(result)) {
registers[rd] = CAPI.ARCH.toBigInt(result, "NaN32");
} else {
registers[rd] = CAPI.ARCH.toBigInt(result, "NaNBfloat32_64");
}
definition: |
result = CAPI.FP.uint2float32(rs1Number);
result = CAPI.FP.uint2float32(registers[rs1]);
help: Move the single-precision value encoded in IEEE 754-2008 standard
encoding from the lower 32 bits of integer register rs1 to the
floating-point register rd.
Expand All @@ -2601,16 +2598,10 @@ instructions:
value: "000"
preoperation: |
let result, rs1Number, type_rs1;
[rs1Number, type_rs1] = CAPI.ARCH.toJSNumberD(registers[rs1]);
postoperation: |
if (CAPI.FP.isNaN(result)) {
registers[rd] = CAPI.ARCH.toBigInt(result, "NaN32");
} else {
registers[rd] = CAPI.ARCH.toBigInt(result, "NaNBfloat32_64");
}
registers[rs1] = CAPI.ARCH.toBigInt(rs1Number, type_rs1);
rs1Number = (registers[rs1] & 0x00000000FFFFFFFFn);
[rs1Number, type_rs1] = CAPI.ARCH.toJSNumberS(rs1Number);
definition: |
result = CAPI.FP.float322uint(rs1Number);
registers[rd] = CAPI.FP.float322uint(rs1Number);
help: Move the single-precision value in floating-point register rs1
represented in IEEE 754-2008 encoding to the lower 32 bits of integer
register rd.
Expand Down
2 changes: 1 addition & 1 deletion tests/arch/__snapshots__/riscv/correct/syscalls/test_riscv_syscall_001.s.snap
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,7 @@ export const snapshot = {};

snapshot[`riscv/correct/syscalls/test_riscv_syscall_001.s 1`] = `
{
display: "667312034-56781316893491This is a string",
display: "667312034-56781066192077This is a string",
error: false,
keyboard: "",
memory: {
Expand Down
Loading