This is a demonstration of how to integrate the SUMP2 Logic Analyzer into an existing FPGA design to allow direct capture of internal signals. For a more detailed explanation, see the project page.
This is a demonstration of how to integrate the SUMP2 Logic Analyzer into an existing FPGA design to allow direct capture of internal signals. For a more detailed explanation, see the project page.