Skip to content

Switched to using models.sim for stdcell verilog models - #241

Merged
gadfort merged 1 commit into
mainfrom
rice/stdcell_models_sim
Sep 9, 2026
Merged

Switched to using models.sim for stdcell verilog models#241
gadfort merged 1 commit into
mainfrom
rice/stdcell_models_sim

use models.sim for stdcell verilog models

064f323
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar