#

ad9361

Here are 30 public repositories matching this topic...

openwifi

open-sdr / openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

Updated Sep 21, 2026
C

open-sdr / openwifi-hw

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

linux fpga zynq hls hardware vhdl rtl verilog xilinx sdr wi-fi analog-devices ieee80211 dma software-defined-radio ofdm csma ad9361 mac80211

Updated Sep 23, 2025
Verilog

MeowLucian / SDR_Matlab_OFDM_802.11a

📡 Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz

radio gui zynq packets hardware matlab xilinx sdr zedboard ofdm qpsk preamble ad9361 ieee80211a fmcomms3 fmcomms analog-device 80211 xilinx-zynq

Updated Apr 7, 2018
MATLAB

MeowLucian / SDR_Matlab_OFDM_802.11n

📡 Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz

Updated Apr 2, 2018
MATLAB

analogdevicesinc / libad9361-iio

IIO AD9361 library for filter design and handling, multi-chip sync, etc.

iio mcs fir hacktoberfest ad9361 plutosdr adalm-pluto adrv9361

Updated Sep 25, 2026
C

analogdevicesinc / gr-iio

IIO blocks for GNU Radio

iio gnuradio ad9361 fmcomms plutosdr adalm-pluto

Updated Jun 30, 2023
C++

Grootzz / AD9361_TX_MSK

A project demonstrate how to config ad9361 to TX mode and how to transmit MSK

fpga verilog msk ad9361

Updated May 18, 2019
Verilog

analogdevicesinc / ad936x-filter-wizard

MATLAB-based FIR filter design

matlab filter-design ad9361

Updated Sep 6, 2024
MATLAB

vankxr / icyradio

Over-engineered SDR development board

Updated Mar 26, 2026
VHDL

MeowLucian / SDR_FM_Radio

📻 Using Software Designed Radio to transmit & receive FM signal

radio station zynq xilinx sdr simulink fm analog-devices zedboard demodulation modulation ad9361 fmcomms3 fmcomms simulink-model xilinx-zynq

Updated Apr 2, 2018
MATLAB

MeowLucian / SDR_Matlab_OFDM_802.11a_16QAM

📡 Using Software Designed Radio to transmit OFDM 16QAM signals at 5 GHz

Updated Apr 7, 2018
MATLAB

MeowLucian / SDR_Matlab_LTE

📡 Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz

radio gui zynq hardware matlab xilinx sdr iio analog-devices zedboard software-defined-radio ofdm ad9361 fmcomms3 fmcomms xilinx-zynq 64qam

Updated Jul 3, 2019
MATLAB

Grootzz / AD9361_TX_GMSK

A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK

verilog ad9361 gmsk

Updated Dec 9, 2018
VHDL

Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

A project demonstrate how to config ad9361 to TX mode

verilog ad9361

Updated Dec 9, 2018
VHDL

coach114514 / TCR-RM2026-Radar-OpenSource

厦门大学嘉庚学院 TCR 战队 RoboMaster 2026 雷达站：地面视觉与单板无线电融合开源

computer-vision radar sdr ros2 ad9361 robomaster

Updated Aug 11, 2026
Python

matsvandamme / fishball7020-fpga-devkit

Buildable firmware + FPGA/HDL devkit for the PlutoSky R1 / Fishball7020 / 7020-SDR (Zynq XC7Z020 + AD9361, 2T2R) — rebuild every SD-card file from source, no Vitis and no AMD binaries

Updated Sep 29, 2026
Python

rodrigo455 / AD936X_LIBIIO

REDHAWK FrontEnd Interface for the transceivers AD9361, AD9364, AD9363

sdr iio redhawk ad9361 fmcomms plutosdr adrv9361

Updated Aug 1, 2018
C++

mangobanaani / cirradio

Tactical UHF FHSS mesh radio: Zynq-7045 + AD9361, SystemVerilog RTL, C++20 comms stack, AES-256 PKCS#11 crypto

fpga zynq aes-256 sdr systemverilog uhf ad9361 fhss cpp20 mesh-networking tactical-radio transec

Updated Mar 16, 2026
Python

briansune / MLK-L1-CZ06-DR1M90G-FM-Radio

MLK-L1-CZ06-DR1M90G FM Radio

fpga verilog hdl ad9361 fmcomms3 dr1 anlogic lvds hdmi-audio anlogic-fpga fm-ra

Updated Dec 7, 2024
Verilog

ddurfeeEngineer / ad9361-iiostream-loopback

example of using iio to stream data from AD9361 with a coax cable loopback

zynq xilinx sdr iio zed analog-devices zedboard ad9361 xilinx-zynq vitis

Updated Apr 14, 2024
C

Add this topic to your repo

To associate your repository with the ad9361 topic, visit your repo's landing page and select "manage topics."